

FIG. 1





FIG. 2






Fig.3




Fig.4


















FIG. 5

36



Data is broadcast from edge registers






FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B

[illegible][illegible]

FIG. 15A

FIG. 15B

FIG. 16 A

1	2	3	4	5	6	7	8
A	B	C	D	E	F	G	H

Original data

FIG. 16 B

H	A	B	C	D	E	F	G
---	---	---	---	---	---	---	---

1st shift

FIG. 16 C

G	H	A	B	C	D	E	F
---	---	---	---	---	---	---	---

2nd shift

FIG. 16 D

F	G	H	A	B	C	D	E
---	---	---	---	---	---	---	---

3rd shift

FIG. 16 E

E	F	G	H	A	B	C	D
---	---	---	---	---	---	---	---

4th shift

FIG. 16 F

D	E	F	G	H	A	B	C
---	---	---	---	---	---	---	---

5th shift

FIG. 16 G

C	D	E	F	G	H	A	B
---	---	---	---	---	---	---	---

6th shift

FIG. 16 H

B	C	D	E	F	G	H	A
---	---	---	---	---	---	---	---

7th shift

FIG. 16 B

FIG. 16 C

FIG 16D

FIG. 16 E

FIG. 16F

FIG. 16C

FIG. 16A

[illegible]

FIG. 18

Input Output Count	Step 1 Initialize								A
	A	B	C	D	E	F	G	H	
	0	2	4	6	0	2	4	6	
Input Output Count	Step 2 - 1 st shift right								B
	H	A	B	C	D	E	F	G	
	0	2	4	6	0	2	4	6	
Input Output Count	Step 3 - Test (load H & D)								C
	H	A	B	C	D	E	F	G	
	H				D				
Input Output Count	Step 4 - 1 st Decrement								D
	H	A	B	C	D	E	F	G	
	H				D				
Input Output Count	Step 5 - 2 nd shift right								E
	G	H	A	B	C	D	E	F	
	H				D				
Input Output Count	Step 6 - Test (Nothing to load)								F
	G	H	A	B	C	D	E	F	
	H				D				
Input Output Count	Step 7 - 2 nd Decrement								G
	G	H	A	B	C	D	E	F	
	H				D				

H	Step 8 - 3 rd Right Shift								I
	F	G	H	A	B	C	D	E	
	H				D				
J	Step 9 - 3 rd Test (load G & C)								K
	F	G	H	A	B	C	D	E	
	H	G			D	C			
L	Step 10 - 3 rd Decrement								M
	F	G	H	A	B	C	D	E	
	H	G			O	C			
	Step 20 - 7 th Right Shift								
	B	C	D	E	F	G	H	A	
	H	G	F		D	C	B		
	Step 21 - 7 th Test (load E & A)								
	B	C	D	E	F	G	H	A	
	H	G	F	E	D	C	B	A	
	Step 22 - last decrement								
	B	C	D	E	F	G	H	A	
	H	G	F	E	D	C	B	A	